+11
−0
+5
−5
Loading
This will enable batching of doorbell writes in future commits. For now, just make the API public. This is the first in a series of patches that drastically improves performance for high queue depth CB-DMA workloads. Some basic tests on my Xeon E5-v3 platform shows about 4x improvement for 512B transfers. Signed-off-by:Jim Harris <james.r.harris@intel.com> Change-Id: Ia8d28a63f5020ae8644c1efdec7f68740bb6920c Reviewed-on: https://review.gerrithub.io/c/444972 Tested-by:
SPDK CI Jenkins <sys_sgci@intel.com> Reviewed-by:
Darek Stojaczyk <dariusz.stojaczyk@intel.com> Reviewed-by:
Shuhei Matsumoto <shuhei.matsumoto.xt@hitachi.com> Reviewed-by:
Changpeng Liu <changpeng.liu@intel.com>