+38
−8
Loading
According to the spec, if the CC.EN bit is transitioned from 1 to 0, then all of the I/O qpairs shall be disconnected and the csts.rdy bit shall be set to zero. Change-Id: I871170e79e08a9fab8286f9c135c7b3316f58ace Signed-off-by:Seth Howell <seth.howell@intel.com> Signed-off-by:
Ben Walker <benjamin.walker@intel.com> Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/423 Tested-by:
SPDK CI Jenkins <sys_sgci@intel.com> Reviewed-by:
Changpeng Liu <changpeng.liu@intel.com> Reviewed-by:
Seth Howell <seth.howell5141@gmail.com> Reviewed-by:
Jacek Kalwas <jacek.kalwas@intel.com> Reviewed-by:
Aleksey Marchuk <alexeymar@mellanox.com> Reviewed-by:
Jim Harris <james.r.harris@intel.com>