+6
−7
Loading
With various possibilities to leak the rte_pci_device in the primary process, we could technically construct the controller in secondary. The nvme stack is not prepared for this and will fail to initialize the device, but will still leak the device object memory. This patch adds an extra check to prevent any controller from being constructed in secondary process. Change-Id: I772f42b541c5db53310362b6595cebf9a30e8491 Signed-off-by:Darek Stojaczyk <dariusz.stojaczyk@intel.com> Reviewed-on: https://review.gerrithub.io/434407 Chandler-Test-Pool: SPDK Automated Test System <sys_sgsw@intel.com> Tested-by:
SPDK CI Jenkins <sys_sgci@intel.com> Reviewed-by:
Shuhei Matsumoto <shuhei.matsumoto.xt@hitachi.com> Reviewed-by:
Ben Walker <benjamin.walker@intel.com>