+14
−24
Loading
This removes checks for timer poll iterations within a reactor. Change-Id: Id8eea26dab201064123575998b3b24e1f609ac5a Signed-off-by:Vishal Verma <vishal4.verma@intel.com> Reviewed-on: https://review.gerrithub.io/412694 Tested-by:
SPDK Automated Test System <sys_sgsw@intel.com> Reviewed-by:
Daniel Verkamp <daniel.verkamp@intel.com> Reviewed-by:
Shuhei Matsumoto <shuhei.matsumoto.xt@hitachi.com> Reviewed-by:
Jim Harris <james.r.harris@intel.com>