+2
−12
+0
−1
Loading
Much of this was originally applied by Darek in 6f5840d2 but then had to be reverted due to NVMe-oF MR issues in a817ccf5. Now that the NVMe-oF MR issues have been resolved, we can reapply these changes. Signed-off-by:Jim Harris <james.r.harris@intel.com> Signed-off-by:
Darek Stojaczyk <dariusz.stojaczyk@intel.com> Change-Id: I58d603523901c78dbc81279078a09b2a24c091e6 Reviewed-on: https://review.gerrithub.io/436547 Tested-by:
SPDK CI Jenkins <sys_sgci@intel.com> Chandler-Test-Pool: SPDK Automated Test System <sys_sgsw@intel.com> Reviewed-by:
Ben Walker <benjamin.walker@intel.com> Reviewed-by:
Shuhei Matsumoto <shuhei.matsumoto.xt@hitachi.com>