+5
−0
Loading
This affects CYP systems where the cpus do indeed support these instructions. Apply this patch, when building SPDK with external DPDK (versions <23.03.0) The change fixing DPDK patch: https://review.spdk.io/gerrit/c/spdk/spdk/+/16914 Signed-off-by:Kamil Godzwon <kamilx.godzwon@intel.com> (cherry picked from commit 4dcb9448) Change-Id: I9aded9014c6887e9c0f838b28cef5a0e9c42eda5 Signed-off-by:
Kamil Godzwon <kamilx.godzwon@intel.com> Reviewed-on: https://review.spdk.io/gerrit/c/spdk/spdk/+/16830 Tested-by:
SPDK CI Jenkins <sys_sgci@intel.com> Reviewed-by:
Michal Berger <michal.berger@intel.com> Reviewed-by:
Konrad Sztyber <konrad.sztyber@intel.com> Reviewed-by:
Tomasz Zawadzki <tomasz.zawadzki@intel.com>